职位详情

登录

Sr. Digital Design Engineer
50-80万/年
人 · 硕士 · 10年及以上工作经验 · 性别不限2024/10/14发布
五险一金补充医疗保险员工旅游免费班车餐饮补贴年终奖金定期体检员工活动健身房

高新西区综合保税区科新路8号附3号(成都芯源系统有限公司)

公司信息
芯源系统有限公司

外资(欧美)/1000-5000人

该公司所有职位
职位描述
Summary:
A Sr. Digital Design Engineer leads the end-to-end design and development of digital and mixed-signal ICs utilizing leading edge technologies with industry standard ASIC tools. Products to be designed/verified may include power management, signal management and mixed signal functions.

MPS products include: switching regulators, sensors, motor control, display drivers, audio amplifiers and power management ICs for fast-growing portable and non-portable markets such as notebooks, cell phones, telecom, digital camera, automobile and network equipment.
RESPONSIBILITIES:
1. Digital Architecture Definition and Documentation.
2. RTL Design, debugging and Verification.
3. Verification metrics analysis.
4. IP Definition, Development, Integration and Verification.
5. Synthesis: timing, input/output and DFT constraints definition. Results and Reports analysis.
6. LEC: constraints definition and debugging. Results and Reports analysis.
7. P&R support with MMMC definition and debugging.
8. DFT Implementation, debugging and reports analysis.
9. ATPG Generation and Simulation.
10. Gate-Level Verification.
11. Power Simulations and Analysis.
12. Timing Analysis and Sign-off.
13. AMS Verification support.
14. Post-Silicon Validation support.
15. Close interaction with other Departments for Product definition.

REQUIREMENTS:
1. PhD/MS in Electrical Engineering with emphasis in Digital Design/VLSI coursework.
2. 10+ years of experience in digital ASIC design.
3. Has the ability to work independently and collaborate with other teams or departments.
4. Solid knowledge of the full ASIC development process.
5. Excellent RTL Verilog or System Verilog coding skills.
6. Knowledge of standard Digital Verification languages (System Verilog, UVM) and metrics.
7. Very good understanding of the backend flow: Synthesis, P&R, DFT, Power, LEC and STA.
8. Excellent written/verbal communication skills and strong team work/collaboration.
9. Knowledge/Experience with the following is a plus:
61 Automotive standards
61 Embedded designs and/or firmware development
61 Knowledge of power management industry/applications
61 I2C, I3C, SPI, USB, PMBUS
61 FPGA design and validation
61 ARM designs
61 Scripting and automation languages like TCL, Phyton and C/C++

相关职位
数字IC设计工程师2.5-4万·13薪
方案五险一金通讯补贴
资深模拟IC设计工程师3-4万
资深模拟IC设计工程师3-4.5万·15薪
Staff Physical Digital Design Engineer50-80万/年
五险一金补充医疗保险员工旅游
数字集成电路设计工程师42-70万/年
查看所有职位
51米多多提醒你:在招聘、录用期间要求你支付费用的行为都必须提高警惕。 以招聘为名的培训、招生,许诺推荐其他工作机会,甚至提供培训贷款,或者支付体检 、服装、押金和培训等费用后才能录用工作的,都属于违法行为,应当提高警惕。一经发现,请立即举报,并向当地公安机关报案。

举报

招聘信息 > 成都招聘 > 半导体/芯片招聘 > 成都集成电路IC设计/应用工程师招聘

收藏

热门职位热门城市周边城市