职位详情

登录

Staff Physical Digital Design Engineer
50-80万/年
人 · 硕士 · 10年及以上工作经验 · 性别不限2024/10/14发布
五险一金补充医疗保险员工旅游免费班车餐饮补贴年终奖金定期体检员工活动健身房

高新西区综合保税区科新路8号附3号(成都芯源系统有限公司)

公司信息
芯源系统有限公司

外资(欧美)/1000-5000人

该公司所有职位
职位描述
Summary:
The Staff Physical Digital Design Engineer will be responsible for all aspects of physical design and implementation. In this role, you will participate in the efforts of establishing physical design methodologies and flow automation.

The candidate will work on the digital design implementation, and verification of mixed-signal ICs utilizing standard EDA tools. Products to be designed/verified include power management and mixed signal functions.

Products: switching regulators, sensors, motor control, display drivers, audio amplifiers and power management ICs for fast-growing portable and non-portable markets such as broadband modems, notebooks, cell phones, telecom, fiber optics, digital camera, automobile and network equipment.

RESPONSIBILITIES:
1. Responsible for physical design, development, & verification of digital / mixed-signal IC’s
2. Chip & block floorplan/implementation, power/clock distribution, chip assembly, P&R, STA, & LVS/DRC to closure
3. Work closely with digital/analog design team for physical implementation and custom analog blocks/interface/IP’s
4. Help build an automated environment for RTL-to-PNR using high level languages and devops-like services.

REQUIREMENTS:
1. MS/BS in Electrical Engineering or equivalent.
2. 8-10 years or above experience of Physical Digital Design experience.
3. Strong knowledge of ASIC development process and digital design techniques.
4. Strong technical abilities & understanding in these areas:
61 Synthesis, LEC, CTS, DFT, RC Extraction, and STA closure across multiple process corners.
61 Multi-power domain, signal integrity, & power/IR drop analysis.
61 Expertise in both hand-written and tool-driven functional/timing ECO.
61 Physical Design Verification methodology to debug LVS/DRC issues at chip/block level.
61 Industry physical tools: Cadence (preferred) or Synopsys.
5. Experience with the following is desired:
61 Knowledge of power management industry/applications
61 I/F: I2C, I3C, SPI, USB, PMBUS, etc
61 Advanced DFT techniques: LBIST, Delay Fault, SCAN Compression, MBIST etc.
61 Project leader and cross team communications experience is a plus.
6. Good written/verbal communication English skills and strong teamwork collaboration
7. Ability to lead project, optimize the implementation, and execute tasks to hit milestones with quality.
8. Experience with programming, scripting and automation languages like Perl/Python/TCL/Unix

相关职位
数字IC设计工程师2.5-4万·13薪
方案五险一金通讯补贴
资深模拟IC设计工程师3-4万
资深模拟IC设计工程师3-4.5万·15薪
Sr. Digital Design Engineer50-80万/年
五险一金补充医疗保险员工旅游
数字集成电路设计工程师42-70万/年
查看所有职位
51米多多提醒你:在招聘、录用期间要求你支付费用的行为都必须提高警惕。 以招聘为名的培训、招生,许诺推荐其他工作机会,甚至提供培训贷款,或者支付体检 、服装、押金和培训等费用后才能录用工作的,都属于违法行为,应当提高警惕。一经发现,请立即举报,并向当地公安机关报案。

举报

招聘信息 > 成都招聘 > 半导体/芯片招聘 > 成都集成电路IC设计/应用工程师招聘

收藏

热门职位热门城市周边城市